


8		7		6		5		4		3		2		1	
D	PAGE	CONTENTS													
	1	COVER PAGE													
	2	SOC: PCIEX, CLOCKS													
	3	SOC: AUDIO, VIDEO													
	4	SOC: POWER: MEMIO, MEMPHY, SOC, MISC													
	5	SOC: POWER: GFXCORE													
	6	SOC: POWER: CPUCORE													
	7	SOC: POWER: VSS													
	8	SOC: POWER: VSS													
	9	SOC: POWER: VSS													
C	10	SOC: MEMORY: PARTITION A & B													
	11	SOC: MEMORY: PARTITION C & D													
	12	SOC: MEMORY: PARTITION E & F													
	13	SOC: MEMORY: PARTITION G & H													
	14	SOC: MEMORY: PARTITION I & J													
	15	SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE													
	16	SOC: DECOUPLING													
	17	SOC: DECOUPLING													
	18	SOC: DECOUPLING													
	19	MEMORY: GDDR6 CHANNEL A: 8GB													
B	20	MEMORY: GDDR6 CHANNEL B: 16GB													
	21	MEMORY: GDDR6 CHANNEL C: 8GB													
	22	MEMORY: GDDR6 CHANNEL D: 16GB													
	23	MEMORY: GDDR6 CHANNEL E: 16GB													
	24	MEMORY: GDDR6 CHANNEL F: 16GB													
	25	MEMORY: GDDR6 CHANNEL G: 16GB													
	26	MEMORY: GDDR6 CHANNEL H: 8GB													
	27	MEMORY: GDDR6 CHANNEL I: 16GB													
	28	MEMORY: GDDR6 CHANNEL J: 8GB													
	29	MEMORY: SPI FLASH													
A	30	HDMI: VIDEO OUT													
	31	HDMI: LOAD SWITCHES													
	32	CONN: BOARD TO BOARD													
	33	CONN: POWER													
	34	CONN: M.2													
	35	CONN: SPDIF, CFEXPRESS													
	36	VREGS: V_3P3_GATED, V_3P3_CFX													
	37	VREGS: INPUT FILTERS													
	38	VREGS: V_CPUCORE, V_GFXCORE CONTROLLER													
	39	VREGS: V_GFXCORE OUTPUT PHASE 1 & 2													
40	VREGS: V_GFXCORE OUTPUT PHASE 3 & 4														
PAGE		CONTENTS													
41		VREGS: V_GFXCORE OUTPUT PHASE 5 & 6													
42		VREGS: V_GFXCORE OUTPUT PHASE 7													
43		VREGS: V_CPUCORE OUTPUT													
44		VREGS: V_MEMIO, V_MEMPHY, V_SOC CONTROLLER													
45		VREGS: V_MEMIO, V_MEMPHY, V_SOC SENSE													
46		VREGS: V_MEMPHY OUTPUT													
47		VREGS: V_MEMIO OUTPUT													
48		VREGS: V_SOC OUTPUT													
49		VREGS: V_3P3STBY_SOC													
50		VREGS: V_SOC1P8, V_DRAM1P8													
51		VREGS: V_SOCPHY, V_FUSE													
52		CLOCK: PCIE 100MHZ SS													
53		CLOCK: PCIE 100MHZ NS													
54		MARGIN: V_SOCPHY, V_SOC1P8, V_DRAM1P8													
55		MONITOR: V_SOC1P8, V_SOCPHY, V_12P0_SOC, V_DRAM1P8													
56		MONITOR: M.2, CFEXPRESS													
57		DEBUG: VR HEADERS, TEST POINTS, CONNECTORS													
58		LABELS AND MOUNTING													
59		BOM DEFINITIONS													
		RULES: (APPLIED WHEN POSSIBLE)													
		1. MSB TO LSB IS TOP TO BOTTOM													
		2. WHEN POSSIBLE: INPUTS ON LEFT, OUTPUTS ON RIGHT													
		3. ORDER OF PAGES=CHIP INTERFACES, TERMINATION, POWER, DECOUPLING													
		4. AVOID USING OFF PAGE CONNECTORS FOR ON PAGE CONNECTIONS													
		5. LANED SIGNALS ARE GROUPED ON SYMBOLS													
		6. TRANSMITTER NAME USED AS PREFIX WITH RX AND TX CONNECTIONS													
		7. SUFFIX V IS USED FOR VOLTAGE RAIL SIGNAL NAMES													
		8. SUFFIX DP AND DN ARE USED FOR DIFFERENTIAL PAIRS													
		9. UNNAMED NETS ARE NAMED WITH /2 TEXT SIZE													
		10. SUFFIX N FOR ACTIVE LOW OR N JUNCTION													
		11. SUFFIX P FOR P JUNCTION													
		12. SUFFIX EN FOR ENABLE													
		13. CLK FOR CLOCKS, RST FOR RESETS													
		14. PWRGD FOR POWER GOOD													
		15. REV AND FAB ARE SET USING CUSTOM VARIABLES													
		TOOLS>OPTIONS>VARIABLES													
Toledo SoC FAB E Retail REV 1.03															
DRAWING Mon Nov 05 16:42:32 2018															
MICROSOFT CONFIDENTIAL		PROJECT NAME Toledo SoC		PAGE 1/59		CSA PAGE 1/59		FAB E Ret		VER ai03					
8		7		6		5		4		3		2		1	

SOC: PCIEX, CLOCKS




NOTE:
THE FOLLOWING SIGNALS HAVE BEEN POLARITY
SWAPPED AT THE CFX CONNECTOR
PINS 2,3: PEX_L1_CFX_SOC
PINS 5,6: PEX_L1_SOC_CFX
PINS 16,17: PEX_L0_CFX_SOC

MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1090982-001	IC	U1	PROCSR, SOC, SM, 1100 BGA, ARDEN A0	SOC_INCLUDE
M1090982-001	EMPTY	U1	PROCSR, SOC, SM, 1100 BGA, ARDEN A0	SOC_EMPTY


MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 2/59	CSA PAGE 2/59	FAB E Retali	VER 103
---------------------------	----------------------------	--------------	---------------------	-----------------	------------

SOC: AUDIO, VIDEO




HDMI TO DP SIGNAL MAPPING		
DVI PCB ROUTING ORDERING	DP PCB ROUTING ORDERING	PIN NAME
TMDS CLOCK -	DP LANE 3 -	DP0_TX3_N
TMDS CLOCK +	DP LANE 3 +	DP0_TX3_P
TMDS DATA0 -	DP LANE 2 -	DP0_TX2_N
TMDS DATA0 +	DP LANE 2 +	DP0_TX2_P
TMDS DATA1 -	DP LANE 1 -	DP0_TX1_N
TMDS DATA1 +	DP LANE 1 +	DP0_TX1_P
TMDS DATA2 -	DP LANE 0 -	DP0_TX0_N
TMDS DATA2 +	DP LANE 0 +	DP0_TX0_P


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





FB714, FB713 ARE FILTER STUFFING OPTIONS
IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE
THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE
PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK




SOC: POWER: GFXCORE



SOC: POWER: CPUCORE





U1

ARDEN

28 OF 35

VSS

IC

AY38

VSS_AY38

AY40

VSS_AY40

AY42

VSS_AY42

AT13

VSS_AT13

AY46

VSS_AY46

AY48

VSS_AY48

AY50

VSS_AY50

AY52

VSS_AY52

AY54

VSS_AY54

AY56

VSS_AY56

AW1

VSS_AW1

AW3

VSS_AW3

AW5

VSS_AW5

AW7

VSS_AW7

AW9

VSS_AW9

AW14

VSS_AW14

AW16

VSS_AW16

AW18

VSS_AW18

AW20

VSS_AW20

AW22

VSS_AW22

AW24

VSS_AW24

AW26

VSS_AW26

AW28

VSS_AW28

AW30

VSS_AW30

AW32

VSS_AW32

AW34

VSS_AW34

AW36

VSS_AW36

AW38

VSS_AW38

AW40

VSS_AW40

AW42

VSS_AW42

AW44

VSS_AW44

AW49

VSS_AW49

AW51

VSS_AW51

AW53

VSS_AW53

AW55

VSS_AW55

AV2

VSS_AV2

AV4

VSS_AV4

AV6

VSS_AV6

AV8

VSS_AV8

AV12

VSS_AV12

AV13

VSS_AV13

AV15

VSS_AV15

AV17

VSS_AV17

AV19

VSS_AV19

AV21

VSS_AV21

AV23

VSS_AV23

AV25

VSS_AV25

AV27

VSS_AV27

AV29

VSS_AV29

AV31

VSS_AV31

AV33

VSS_AV33

AV35

VSS_AV35

AV37

VSS_AV37

AV39

VSS_AV39

AV41

VSS_AV41

AV43

VSS_AV43

AV45

VSS_AV45

AV50

VSS_AV50

AV52

VSS_AV52

AV54

VSS_AV54

AV56

VSS_AV56

AU1

VSS_AU1

VSS_AU3

VSS_AU5

VSS_AU7

VSS_AU9

VSS_AU10

VSS_AU44

VSS_AU15

VSS_AU17

VSS_AU19

VSS_AU21

VSS_AU23

VSS_AU25

VSS_AU27

VSS_AU29

VSS_AU31

VSS_AU33

VSS_AU35

VSS_AU37

VSS_AU39

VSS_AU41

VSS_AY43

VSS_AU46

VSS_AU49

VSS_AU51

VSS_AU53

VSS_AU55

VSS_AT2

VSS_AT4

VSS_AT6

VSS_AT8

VSS_AT11

VSS_AT13

VSS_AT16

VSS_AT18

VSS_AT20

VSS_AT22

VSS_AT24

VSS_AT26

VSS_AT28

VSS_AT30

VSS_AT32

VSS_AT34

VSS_AT36

VSS_AT38

VSS_AT40

VSS_AT42

VSS_AT44

VSS_AT47

VSS_AT48

VSS_AT50

VSS_AT52

VSS_AT54

VSS_AT56

VSS_AR1

VSS_AR3

VSS_AR5

VSS_AR7

VSS_AR9

VSS_AR12

VSS_AR14

VSS_AR16

VSS_AR18

AU3

AU5

AU7

AU9

AU10

AU44

AU15

AU17

AU19

AU21

AU23

AU25

AU27

AU29

AU31

AU33

AU35

AU37

AU39

AU41

AY43

AU46

AU49

AU51

AU53

AU55

AT2

AT4

AT6

AT8

AT11

AT13

AT16

AT18

AT20

AT22

AT24

AT26

AT28

AT30

AT32

AT34

AT36

AT38

AT40

AT42

AT44

AT47

AT48

AT50

AT52

AT54

AT56

AR1

AR3

AR5

AR7

AR9

AR12

AR14

AR16

AR18

M1090982-001

BGA2963

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MICROSOFT

CONFIDENTIAL

PROJECT NAME

Toledo SoC

PAGE

7/59

CSA PAGE


7/59

FAB

E Retali

VER

103



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

MICROSOFT
CONFIDENTIAL


PROJECT NAME
Toledo SoC

PAGE
8/59

CSA
PAGE
8/59

FAB
E Retali

VER
103



U1

ARDEN

35 OF 35

VSS

E39

VSS_E39

E41

VSS_E41

E43

VSS_E43

E46

VSS_E46

E48

VSS_E48

E51

VSS_E51

E53

VSS_E53

E55

VSS_E55

D1

VSS_D1

D2

VSS_D2

D4

VSS_D4

D6

VSS_D6

D9

VSS_D9

D11

VSS_D11

D14

VSS_D14

D16

VSS_D16

D18

VSS_D18

D20

VSS_D20

D22

VSS_D22

D24

VSS_D24

D26

VSS_D26

D28

VSS_D28

D30

VSS_D30

D32

VSS_D32

D34

VSS_D34

D36

VSS_D36

D38

VSS_D38

D40

VSS_D40

D42

VSS_D42

D44

VSS_D44

D47

VSS_D47

D49

VSS_D49

D52

VSS_D52

D53

VSS_D53

D54

VSS_D54

D56

VSS_D56

C5

VSS_C5

C8

VSS_C8

C10

VSS_C10

C13

VSS_C13

C15

VSS_C15

C17

VSS_C17

C19

VSS_C19

C21

VSS_C21

C23

VSS_C23

C25

VSS_C25

C27

VSS_C27

C29

VSS_C29

C31

VSS_C31

C33

VSS_C33

C35

VSS_C35

C37

VSS_C37

C39

VSS_C39

C41

VSS_C41

C43

VSS_C43

C46

VSS_C46

C48

VSS_C48

VSS_C51

C51

VSS_C53

C53

VSS_C54

C54

VSS_B1

B1

VSS_B2

B2

VSS_B4

B4

VSS_B6

B6

VSS_B9

B9

VSS_B11

B11

VSS_B14

B14

VSS_B16

B16

VSS_B18

B18

VSS_B20

B20

VSS_B22

B22

VSS_B24

B24

VSS_B26

B26

VSS_B28

B28

VSS_B30

B30

VSS_B32

B32

VSS_B34

B34

VSS_B36

B36

VSS_B38

B38

VSS_B40

B40

VSS_B42

B42

VSS_B44

B44

VSS_B47

B47

VSS_B49

B49

VSS_B52

B52

VSS_B55

B55

VSS_B56

B56

VSS_A2

A2

VSS_A4

A4

VSS_A5

A5

VSS_A8

A8

VSS_A10

A10

VSS_A13

A13

VSS_A15

A15

VSS_A17

A17

VSS_A19

A19

VSS_A21

A21

VSS_A23

A23

VSS_A25

A25

VSS_A27

A27

VSS_A29

A29

VSS_A31

A31

VSS_A33

A33

VSS_A35

A35

VSS_A37

A37

VSS_A39

A39

VSS_A41

A41

VSS_A43

A43

VSS_A46

A46

VSS_A48

A48

VSS_A51

A51

VSS_A53

A53

VSS_A55

A55

M1090982-001

BGA2963

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PROJECT NAME

TOLEDO SoC

PAGE

9/59

CSA PAGE

9/59



FAB


E Retali

VER



1.03

SOC: MEMORY: PARTITION A & B









SOC: MEMORY: PARTITION E & F




SOC: MEMORY: PARTITION G & H




SOC: MEMORY: PARTITION I & J



SOC: DEBUG, SB SIGNALS, VOLTAGE SENSE



SOC: DECOUPLING



8 7 6 5 4 3 2 1

SOC: DECOUPLING

D

V_GFXCORE V_GFXCORE 22UF 0603 DECOUPLING (53)

V_CPUCORE V_CPUCORE 22UF 0603 DECOUPLING (61)

V_CPUCORE V_CPUCORE 1UF 0201 DECOUPLING (4)

V_CPUCORE V_CPUCORE 10UF 0603 DECOUPLING (8)

C

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

V_GFXCORE

V_CPUCORE

B

A

8 7 6 5 4 3 2 1

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	17/59	PAGE 17/59	E Retail	103

MEMORY: GDDR6 CHANNEL A: 8GB

D

C

B



A

D



C

B

A



MEMORY: GDDR6 CHANNEL B: 16GB



CHANNEL B DECOUPLING
V_MEMIO: 2X22UF 0603 + 20X1UF 0201 PER CHANNEL

MEMORY: GDDR6 CHANNEL C: 8GB

D

C

B


A

D



C

B


A




MEMORY: GDDR6 CHANNEL D: 16GB




MEMORY: GDDR6 CHANNEL E: 16GB




MEMORY: GDDR6 CHANNEL F: 16GB




MEMORY: GDDR6 CHANNEL G: 16GB




MEMORY: GDDR6 CHANNEL H: 8GB




MEMORY: GDDR6 CHANNEL I: 16GB




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---






HDMI : LOAD SWITCHES




U82 IS MITIGATION FOR HDMI TMDS BACK-DRIVE CURRENT THROUGH Q621M RE-DRIVER


MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X912985-001	IC	U82	IC,SM,SOT23-5,STMP2151STR,PWR SW,1CH,0.5A	HDMI_LOAD_SWITCH_ST
X862402-001	IC	U82	IC,SM,SOT23-5,TPS2065DBVR,HI SIDE SW,1.5A	HDMI_LOAD_SWITCH_TI
X934019-001	IC	U82	IC,SM,SOT23-5,AP2151D,PWR SW,1CH,0.5A,DIODES QUAL	HDMI_LOAD_SWITCH_DIODES

CONN: BOARD TO BOARD






CONN: M.2



CONN: SPDIF, CFEXPRESS

CFX_PERST_N DRIVEN BY GPIO FROM MP2926
NCP803 RESET SUPERVISOR FOOTPRINT LEFT IN DESIGN AS BACKUP




Q166 PROVIDES LOGIC INVERSION
SPDIF DETECT IS ACTIVE LOW
SOC REQUIRES ACTIVE HIGH

VREGS: V_3P3_GATED, V_3P3_CFX


COMPARATOR 1 OF 2
V_3P3_GATED LOAD SWITCH
NOM.VOLTAGE: 3.3V
PEAK CURRENT: 3.0A

V_3P3_GATED POWERS M.2, CFEXPRESS, SPDIF,
SOC VDD3, CLOCK GENERATOR 3.3V




COMPARATOR 2 OF 2
V_3P3_CFX LOAD SWITCH
NOM.VOLTAGE: 3.3V
EDC: 2.5A
TDC: 1.5A

V_3P3_CFX_EN DRIVEN VIA GPIO FROM MP2926
COMPARATOR CIRCUIT LEFT IN AS BACKUP




VREGS: INPUT FILTERS

GFX/CPU INPUT FILTER



MEMIO/MEMPHY/SOC INPUT CAPS



VREGS: V_CPUCORE, V_GFXCORE CONTROLLER

D

C

B


A

D


C

B

A



VREGS: V_GFXCORE OUTPUT PHASE 1 & 2




V_GFXCORE		
VID: 0.7V-1.1V	BOOT: .8V	
TDC: 214A	EDC: 288A	FSW: 500KHZ

MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1067777-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86965
M1109161-001	IC	U41,U52,U46,U48,U1000,U1001,U4,U55,U1013	IC-PWR, DC/DC CONV, MP86965	VR_GFXCPU_MP86965
MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_EATON
M1117589-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_SUNLORD
M1126117-001	IC	L1009,L1010,L1004,L1005,L1007,L1008,L6,L1006,L1011		INDUCTOR_CORE_ITG


MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
X913175-001	IC	C1263,C1260	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1330,C1331,C1332,C1333,C1257,C1256	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA
M1070340-001	IC	C1263,C1260	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA

MICROSOFT	PROJECT NAME	PAGE	CSA	FAB	VER
CONFIDENTIAL	Toledo SoC	39/59	PAGE	E Re	tail.103


VREGS: V_GFXCORE OUTPUT PHASE 3 & 4




VREGS: V_GFXCORE OUTPUT PHASE 5 & 6




VREGS: V_GFXCORE OUTPUT PHASE 7



VREGS: V_CPUCORE OUTPUT



```
VREGS:  V_MEMIO,  V_MEMPHY,  V_SOC  CONTROLLER
```





V_MEMPHY/V_MEMIO PSTATES			
V_MEMPHY	V_MEMIO	PVID1	PVID2
		3P3V_SLEEP_S3_N	3P3V_FORCE_PWR
0.85	1.35	0	0
0.85	1.25	0	1
0.75	1.25	1	0
0.70	1.25	1	1

MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)


MP2926 I2C ADDRESS				
	7-BIT BASE	R/W	I2C ADDR	8-BIT HEX
WRITE	010 0001	0	0X23	0X46
READ	010 0001	1	0X23	0X47

VREGS: V_MEMPHY, V_MEMPHY, V_SOC SENSE

MP2926 RAIL ASSIGNMENTS		
RAIL 1:	V_MEMPHY	(POWER GROUP B)
RAIL 2:	V_MEMIO	(POWER GROUP A)
RAIL 3:	V_SOC	(POWER GROUP B)



```
VREGS:  V_MEMPHY  OUTPUT
```





MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
X913175-001	IC	C1259,C1258,C1261,C1262,C110,C109	PANASONIC 330UF SP QUAL	CAPACITOR_SP_PANASONIC
M1070340-001	IC	C1259,C1258,C1261,C1262,C110,C109	MURATA 330UF SP QUAL	CAPACITOR_SP_MURATA


MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1116117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_EATON
M1117589-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_SUNLORD
M1126117-001	IC	L2,L16,L3,L15,L0,L1002		INDUCTOR_CORE_ITG

MXXXXXXX-001	MATL	REF DES	DESCR.	BOM PROPERTY
M1079610-001	IC	U31,U62,U32,U60,U0,U59	IC-PWR, DC/DC CONV, MP86910C	VR_MEMSOC_MP86910C
M1126229-001	IC	U31,U62,U32,U60,U0,U59	IC-PWR, DC/DC CONV, MP86912C	VR_MEMSOC_MP86912C

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 46/59	CSA PAGE 46/59	FAB E Retail	VER 103
---------------------------	----------------------------	---------------	----------------------	-----------------	------------


VREGS: V_MEMIO OUTPUT





VREGS: V_3P3STBY_SOC


V_3P3STBY_SOC
NOM. VOLTAGE: 3.32




XXXXXXXX-001	MATL	REF	DES	DESCR.	BOM PROPERTY
M1082612-001	IND	L5		IND,PMC,1.5UH,20%,7.5MOHM,11A,SM,ISAT=12A,ITG	INDUCTOR_3P3STBY_ITG
M1123611-001	IND	L5		IND,PWW,1.5UH,20%,7.5MOHM,11A,SM,12A ISAT,SUNLORD	INDUCTOR_3P3STBY_SUNLORD
M1125599-001	IND	L5		IND,PWW,1.5UH,20%,7.5MOHM,11A,SM,2PIN,12A ISAT,CHILISIN	INDUCTOR_3P3STBY_CHILISIN


```
VREGS:  V_SOC1P8,  V_DRAM1P8
```


U914 IS A LINEAR REGULATOR STUFFING OPTION
IN CASE VDD18/SOC1P8 IS SENSITIVE TO RIPPLE VOLTAGE
THIS IS NOT EXPECTED TO BE NEEDED AS AMD HAS SINCE
PROVIDED A RIPPLE VOLTAGE REQUIREMENT OF <30MV PK-PK



L1661: MWSA0518 USED FOR LOWER HEIGHT




VREGS: V_SOCPHY, V_FUSE




CLOCK: PCIE 100MHZ SS

9FGL0651 SMBUS ADDRESS
1101 010 R/W HEX
WRITE 1101 010 0 0XD4
READ 1101 010 1 0XD5



CLOCK: PCIE 100MHZ NS

9FGL04 SMBUS ADDRESS
1101 000 R/W HEX
WRITE 1101 000 0 0XD0
READ 1101 000 1 0XD1




85 OHM DIFF OUTPUTS

MXXXXXXX-001	MATL	REF_DES	DESCR.	BOM PROPERTY
M1115898-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_KDS
M1085687-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_TXC
M1115904-001	IC	Y0	XTAL, 25MHZ, 15PPM, 8PF, 3.2X2.5MM	XTAL_25MHZ_NDK

MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 53/59	CSA PAGE 53/59	FAB E Re	VER tail.103
---------------------------	----------------------------	---------------	----------------------	-------------	-----------------

8		7		6		5		4		3		2		1			
MARGIN: V_SOCPHY,V_SOC1P8, V_DRAM1P8																	
D															D		
C															C		
B															B		
A															A		
8		7		6		5		4		3		2		1			
REMOVED FOR RETAIL FAB																	
RL Network																	
										MICROSOFT CONFIDENTIAL		PROJECT NAME Toledo SoC		PAGE 54/59	CSA PAGE 54/59	FAB E Retail	VER 103



8		7		6		5		4		3		2		1			
MONITOR: M.2, CFEXPRESS																	
D																D	
C																C	
B																B	
A																A	
8		7		6		5		4		3		2		1			

DEBUG: VR HEADERS, TEST POINTS, CONNECTORS

D

D

C



C

B


B

A


A




LABELS AND MOUNTING



MEMIO/PHY/SOC HEATSINK MOUNTING PEMNUTS




TOPSIDE BOARD LEVEL SHIELD



BOARD_LEVEL_SHIELD


BOTTOMSIDE BOARD LEVEL SHIELD




M1089501-003
SM

BOARD_LEVEL_SHIELD


GND PADS FOR HEATSINK ALIGNMENT PINS



TOPSIDE INTELLIGENT LABEL TARGET



BOTTOMSIDE LABEL TARGET (BARCODE ONLY)



MXXXXXXX-001	MATL	REF	DES	DESCR.	BOM PROPERTY
M1090324-006	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,GI,FR4,FAB B	PCB_GI	
M1125041-002	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,DEBUG RF, FAB B	PCB_OSP_DEBUG_RF	
M1128163-001	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,RETAIL RF,FAB B	PCB_OSP_RETAIL_RF	
M1128164-001	FR4	PCB1	PCB,TOLEDO SOC,10LAYERS,OSP,FR4,RETAIL NON-RF,FAB B	PCB_OSP_RETAIL_NO_RF	

USES DEBUG NETLIST
USES DEBUG NETLIST
USES RETAIL NETLIST
USES RETAIL NETLIST. INDUCTOR REMOVED BY LAYOUT

		8	7	6	5	4	3	2	1		
BOM DEFINITIONS											
D	BOM	DEFINITION									
	BOARD_LEVEL_SHIELD	POPULATES TOP AND BOTTOM BOARD LEVEL SHIELDS. POPULATES M.2 BOARD LEVEL SHIELD									
	COMMON	ALL COMPONENTS WITH NO BOM PROPERTY									
	DEBUG	COMPONENTS REQUIRED FOR BRING UP & DEBUG									
	DEBUG_HDT	HDT-RELATED DEBUG COMPONENTS									
	DEBUG_TP	DEBUG TEST HOOKS. POPULATE IF BUILDING BARE PCBAS									
	DEBUG_HEADER	DEBUG HEADERS WITH HEIGHT CLEARANCE ISSUES WITH CHASSIS. POPULATE ONLY ON PCBAS NOT INTENEDED FOR USE IN A CONSOLE ASSEMBLY									
	DEBUG_SHUNT	COMPONENTS WHICH ARE ON DEBUG BOARDS, BUT ARE REMOVED/SHORTED ON RETAIL									
C	GDDR6_BASE	DUMMY PLACE HOLDER FOR GDDR6/DRAM. NEVER USE THIS IN THE RECIPE FILE.									
	GDDR6_HYNIX	STUFFS HYNIX GDDR6									
	GDDR6_SAMSUNG	STUFFS SAMSUNG GDDR6									
	PCB_GI	FAB TYPE: GOLD									
	PCB_HG	FAB TYPE: HARD GOLD, RAISED PADS. FOR SOCKETED BOARDS									
	PCB_OSP	FAB TYPE: ORGANIC SOLDERABILITY PRESERVATIVE GREEN SOLDERMASK									
	RETAIL	COMPONENTS STUFFED FOR A RETAIL CONSOLE. DO NOT USE WITH DEBUG									
	RF	STUFFS 2.4/5GHZ FILTERS FOR DESENSE MITIGATION									
	RTC_RETAIL	RTC CIRCUIT IMPLEMENTATION FOR RETAIL BOARDS									
	RTC_XDK	RTC CIRCUIT IMPLEMENTATION FOR XDK BOARDS									
	SOC_BASE	DUMMY PLACE HOLDER FOR SOC. NEVER USE THIS IN THE RECIPE FILE.									
	SOC_EMPTY	DOES NOT STUFF ARDEN									
B	SOC_INCLUDE	STUFFS ARDEN									
	SPI_FLASH_BASE	DUMMY PLACE HOLDER FOR SPI FLASH. NEVER USE THIS IN THE RECIPE FILE.									
	SPI_FLASH_MACRONIX	STUFFS MACRONIX SPI FLASH									
	SPI_FLASH_WINBOND	STUFFS WINBOND SPI FLASH									
	VR_FIXED	SET ALL VRS TO FIXED VOLTAGES (NON-MARGINED). EXCLUDES V_MEMIO									
	VR_HEATSINK	STUFFS PEMNUTS FOR MOUNTING VRM HEATSINK (BARE PCBAS ONLY)									
	INDUCTOR_CORE_BASE	DUMMY PLACE HOLDER FOR HIGH POWER SOC INDUCTORS. NEVER USE THIS IN THE RECIPE FILE									
	INDUCTOR_CORE_CHILISIN	STUFFS CHILISIN INDUCTORS FOR HIGH POWER SOC DOMAINS									
	INDUCTOR_CORE_EATON	STUFFS EATON INUDCTORS FOR HIGH POWER SOC DOMAINS									
	INDUCTOR_CORE_SUNLORD	STUFFS SUNLORD INUDCTORS FOR HIGH POWER SOC DOMAINS									
	VR_GFXCPU_BASE	DUMMY PLACE HOLDER FOR GFX/CPU POWER STAGES. NEVER USE THIS IN THE RECIPE FILE									
	VR_GFXCPU_MP86955	STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (8" WAFER QUAL)									
	VR_GFXCPU_MP86965	STUFFS GFX/CPU POWER STAGES WITH THE MP86955 (12" WAFER QUAL)									
	XTAL_25MHZ_BASE	DUMMY PLACE HOLDER FOR 25MHZ XTAL. NEVER USE THIS IN THE RECIPE FILE									
	XTAL_25MHZ_KDS	STUFFS 25MHZ XTAL WITH THE KDS PART									
	XTAL_25MHZ_NDK	STUFFS 25MHZ XTAL WITH THE NDK PART									
A	XTAL_25MHZ_TXC	STUFFS 25MHZ XTAL WITH THE TXC PART									
	HDMI_LOAD_SWITCH_BASE	DUMMY PLACE HOLDER FOR HDMI LOAD SWITCH. NEVER USE THIS IN THE RECIPE FILE									
	HDMI_LOAD_SWITCH_DIODES	STUFFS HDMI LOAD SWITCH WITH DIODES INC QUAL PART									
	HDMI_LOAD_SWITCH_ST	STUFFS HDMI LOAD SWITCH WITH STMICRO QUAL PART									
	HDMI_LOAD_SWITCH_TI	STUFFS HDMI LOAD SWITCH WITH TEXAS INSTRUMENTS QUAL PART									
	VR_MEMSOC_BASE	DUMMY PLACE HOLDER FOR MEMIO/MEMPHY/SOC POWER STAGES. NEVER USE THIS IN THE RECIPE FILE									
	VR_MEMSOC_MP86910C	STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86910C (8" WAFER QUAL)									
	VR_MEMSOC_MP86912C	STUFFS MEMIO/MEMPHY/SOC POWER STAGES WITH THE MP86912C (12" WAFER QUAL)									
							MICROSOFT CONFIDENTIAL	PROJECT NAME Toledo SoC	PAGE 59/59	CSA PAGE 59/59	VER 1.03
		8	7	6	5	4	3	2	1		